Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of making a multi-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnect

Method of making a multi-layer wiring structure having conductive sidewall etch stoppers and a stacked plug interconnect

US Patent 5756396 · Granted May 26, 1998

Estimated economic value: $1,027,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual facing BSI image sensors with wafer level stacking2024
Electrophoretic display, and method for driving same2022
Dual facing BSI image sensors with wafer level stacking2021
Methods for hybrid wafer bonding integrated with CMOS processing2019
Dual facing BSI image sensors with wafer level stacking2019
Methods for hybrid wafer bonding integrated with CMOS processing2017
Dual facing BSI image sensors with wafer level stacking2017
Multi-layer wiring structure having conductive sidewall etch stoppers and a stac2002
Multi-layer wiring structure having conductive sidewall etch stoppers and a stac2002
PCB adapter for IC chip failure analysis2001
Insulator structure for polysilicon resistors2001
Layout pattern for improved MOS device matching2001