Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor

Data processing system having a memory with both a high speed operating mode and a low power operating mode and method therefor

US Patent 5737566 · Granted Apr 7, 1998

Estimated economic value: $7,922,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory reads of weight values2020
Full address coverage during memory array built-in self-test with minimum transi2018
Secure low voltage testing2018
Capacitive sensing and reference voltage scheme for random access memory2017
Full address coverage during memory array built-in self test with minimum transi2017
Non-volatile random access memory (NVRAM)2017
Non-volatile memory (NVM) with endurance control2016
Non-volatile random access memory (NVRAM)2016
Flash memory express erase and program2015
System and method for soft error detection in memory devices2014
Rolling pin2013
Threshold voltage techniques for detecting an imminent read failure in a memory 2013