Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Medium voltage LDMOS device and method of fabrication

Medium voltage LDMOS device and method of fabrication

US Patent 5736766 · Granted Apr 7, 1998

Estimated economic value: $25,371,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced real-time messaging2017
Enhanced real-time messaging2016
Power integrated circuit including series-connected source substrate and drain s2015
Power integrated circuit including series-connected source substrate and drain s2015
Multi-component electronic system having leadframe with support-free with cantil2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
Lateral drain-extended MOSFET having channel along sidewall of drain extension d2012
MOS transistor with gate trench adjacent to drain extension field insulation2012
MOS transistor with gate trench adjacent to drain extension field insulation2011
Lateral drain-extended MOSFET having channel along sidewall of drain extension d2011
Individualized low parasitic power distribution lines deposited over active inte2009
Robust DEMOS transistors and method for making the same2009