Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single-precision, floating-point register array for floating-point units performing double-precision operations by emulation

Single-precision, floating-point register array for floating-point units performing double-precision operations by emulation

US Patent 5732005 · Granted Mar 24, 1998

Estimated economic value: $15,296,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Secure memory sharing2025
Enhanced endpoint multicast emulation2024
Disaggregated system domain2023
Dynamic update of the number of architected registers assigned to software threa2022
Thread transition management2022
Thread transition management2019
Remote processing and memory utilization2018
Thread transition management2018
Active memory device gather, scatter, and filter2018
Configurable interface controller2017
Thread transition management2017
Shared media experience distribution and playback2015