Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Enhanced DRAM with single row SRAM cache for all device read operations

Enhanced DRAM with single row SRAM cache for all device read operations

US Patent 5721862 · Granted Feb 24, 1998

Estimated economic value: $3,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Adaptive charge voltage management for lithium ion and hybrid capacitors2020
Extending the time for a memory save operation by reducing the peak instantaneou2019
Memory modules with nonvolatile storage and rapid, sustained transfer rates2019
Adaptive training and adjustment to changing capacitor values based upon age and2018
Capacitor enablement voltage level adjustment method and apparatus2017
Feedback mechanism for user detection of reference location on a sensing device2016
Flash memory organization for reduced failure rate2016
Dual-complementary integrating duty cycle detector with dead band noise rejectio2016
Variable partitioning in a hybrid memory subsystem2015
Apparatus and method to manage energy capacity of a backup power supply2015
Capacitor save energy verification2014
Capacitor save energy verification2014