Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan testing digital logic with differing frequencies of system clock and test clock

Scan testing digital logic with differing frequencies of system clock and test clock

US Patent 5717702 · Granted Feb 10, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tire processing apparatus and method of use2020
Means of control for reconfigurable computers2015
Digital circuits with adaptive resistance to single event upset2012
Digital circuits with adaptive resistance to single event upset2011
Digital circuits with adaptive resistance to single event upset2010
System and method for minimizing upsets in digital microcircuits via ambient rad2005
Reconfigurable processor with alternately interconnected arithmetic and memory n2005
Programmable bandwidth allocation between send and receive in a duplex communica2004
Techniques for alignment of multiple asynchronous data sources2003
Mixed technology microcircuits2003
Means for testing dynamic integrated circuits2001
Means for testing dynamic integrated circuits2001