Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reconfigurable processor with alternately interconnected arithmetic and memory nodes of crossbar switched cluster

Reconfigurable processor with alternately interconnected arithmetic and memory nodes of crossbar switched cluster

US Patent 6920545 · Granted Jul 19, 2005

Estimated economic value: $12,114,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Low-power digital logic using a Boolean logic switched inductor-capacitor (SLC) 2016
Minimizing power consumption in asynchronous dataflow architectures2016
Means of control for reconfigurable computers2015
Means of control for reconfigurable computers2015
Minimizing power consumption in asynchronous dataflow architectures2014
Doppler tracking in presence of vehicle velocity uncertainty2014
Digital circuits with adaptive resistance to single event upset2012
Digital circuits with adaptive resistance to single event upset2011
Digital circuits with adaptive resistance to single event upset2010
System and method for minimizing upsets in digital microcircuits via ambient rad2005
Programmable bandwidth allocation between send and receive in a duplex communica2004
Programmable bandwidth allocation between send and receive in a duplex communica2004