Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test methodology for exceeding tester pin count for an asic device

Test methodology for exceeding tester pin count for an asic device

US Patent 5712858 · Granted Jan 27, 1998

Estimated economic value: $44,580,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault tolerant systems and methods using shared memory configurations2025
High reliability fault tolerant computer architecture2023
Method and an apparatus for work request arbitration in a network processor2017
Method and an apparatus for pre-fetching and processing work for procesor cores 2017
System and method for communicating on a richly connected multi-processor comput2010
System and method for arbitration for virtual channels to prevent livelock in a 2010
System and method for preventing deadlock in richly-connected multi-processor co2010
Mesochronous clock system and method to minimize latency and buffer requirements2010
System and method for scheduling message transmission and processing in a digita2007
System and method for regulating message flow in a digital data network2007
System and method for scheduling message transmission and processing in a digita2004
Distributed switch and connection control arrangement and method for digital com2004