Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system

Mesochronous clock system and method to minimize latency and buffer requirements for data transfer in a large multi-processor computing system

US Patent 7689856 · Granted Mar 30, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and an apparatus for work request arbitration in a network processor2017
Method and an apparatus for pre-fetching and processing work for procesor cores 2017
System and method for communicating on a richly connected multi-processor comput2010
System and method for arbitration for virtual channels to prevent livelock in a 2010
System and method for preventing deadlock in richly-connected multi-processor co2010
System and method for scheduling message transmission and processing in a digita2007
System and method for regulating message flow in a digital data network2007
System and method for scheduling message transmission and processing in a digita2004
Distributed switch and connection control arrangement and method for digital com2004
System and method for regulating message flow in a digital data network2003
Bus interface slicing mechanism allowing for a control/data path slice2000
Bus interface slicing mechanism allowing for a control/data-path slice1999