Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for making metal contacts and interconnections concurrently on semiconductor integrated circuits

Method for making metal contacts and interconnections concurrently on semiconductor integrated circuits

US Patent 5702982 · Granted Dec 30, 1997

Estimated economic value: $1,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual facing BSI image sensors with wafer level stacking2024
Electrophoretic display, and method for driving same2022
Dual facing BSI image sensors with wafer level stacking2021
Methods for hybrid wafer bonding integrated with CMOS processing2019
Dual facing BSI image sensors with wafer level stacking2019
Methods for hybrid wafer bonding integrated with CMOS processing2017
Dual facing BSI image sensors with wafer level stacking2017
Multi-layer wiring structure having conductive sidewall etch stoppers and a stac2002
Multi-layer wiring structure having conductive sidewall etch stoppers and a stac2002
PCB adapter for IC chip failure analysis2001
Enhanced structure for salicide MOSFET2001
Insulator structure for polysilicon resistors2001