Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-timed interface for a network of computer processors interconnected in parallel

Self-timed interface for a network of computer processors interconnected in parallel

US Patent 5694612 · Granted Dec 2, 1997

Estimated economic value: $24,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dispatch input/output traffic to channels with multiple channel communication ar2019
Processing input/output operations in a channel using a control block2019
Providing indirect data addressing in an input/output processing system where th2017
Processing input/output operations in a channel using a control block2017
Efficient calibration of a low power parallel data communications channel2017
Facilitating processing of out-of-order data transfers2017
System interconnect dynamic scaling handshake using spare bit-lane2017
System interconnect dynamic scaling handshake using spare bit-lane2017
System interconnect dynamic scaling by lane width and operating frequency balanc2016
System interconnect dynamic scaling by lane width and operating frequency balanc2016
Processing communication data in a ships passing condition2016
Bus interface optimization by selecting bit-lanes having best performance margin2016