Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processing system including buffering mechanism for inbound and outbound reads and posted writes

Data processing system including buffering mechanism for inbound and outbound reads and posted writes

US Patent 5694556 · Granted Dec 2, 1997

Estimated economic value: $24,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurable I/O address translation data structure2019
Configurable I/O address translation data structure2019
Implementing multicast on a system area network channel adapter2015
Managing the sharing of logical resources among separate partitions of a logical2014
Method for communicating with a network adapter using a queue data structure and2014
Message signaled interrupt management for a computer input/output fabric incorpo2014
Memory mapped input/output bus address range translation2014
Memory mapped input/output bus address range translation for virtual bridges2014
Stalling of DMA operations in order to do memory migration using a migration in 2013
Hierarchical to physical bus translation2013
Implementing PCI-express memory domains for single root virtualized devices2013
Memory mapped input/output bus address range translation2013