Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory mapped input/output bus address range translation for virtual bridges

Memory mapped input/output bus address range translation for virtual bridges

US Patent 8650349 · Granted Feb 11, 2014

Estimated economic value: $7,953,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Detecting and sparing of optical PCIE cable channel attached IO drawer2020
Integrated circuit and data processing system having a configurable cache direct2020
Low latency corrupt data tagging on a cross-chip link2020
Implementing sideband control structure for PCIE cable cards and IO expansion en2019
Implementing sideband control structure for PCIE cable cards and IO expansion en2019
Low latency corrupt data tagging on a cross-chip link2019
Configurable I/O address translation data structure2019
Configurable I/O address translation data structure2019
Pre-transmission data reordering for a serial interface2019
Implementing modal selection of bimodal coherent accelerator2019
Implementing coherent accelerator function isolation for virtualization2018
Implementing coherent accelerator function isolation for virtualization2018