Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor memory device having layout area of periphery of output pad reduced

Semiconductor memory device having layout area of periphery of output pad reduced

US Patent 5694352 · Granted Dec 2, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for input buffer enable clock synchronization2024
Filter material for removing leukocytes, leukocyte removal filter and method for2024
Low power clock injection during idle mode operations2024
Control apparatus and information processing system for providing a bridge appar2023
Pump apparatus2023
Information processing apparatus capable of making correct settings for wireless2023
Image forming apparatus capable of coping with speedup of printing operation wit2023
Double-suction centrifugal pump2022
Processing of unassigned row address in a memory2022
Image forming apparatus2022
Semiconductor device performing refresh operation in deep sleep mode2022
Semiconductor device including sensor2022