Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Row redundancy block architecture

Row redundancy block architecture

US Patent 5691946 · Granted Nov 25, 1997

Estimated economic value: $17,756,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Spin-orbit-torque magnetoresistive random-access memory array2024
Structures and methods of identifying unprogrammed bits for one-time-programmabl2023
Structures and methods of identifying unprogrammed bits for one-time-programmabl2022
Memory with read circuit for current-to-voltage slope characteristic-based sensi2022
Charge trap memory devices2022
Twin cell memory-based physically unclonable function2022
Authenticating a hardware chip using an intrinsic chip identifier2021
Data dependent sense amplifier with symmetric margining2021
Dynamic boosting techniques for memory2021
Dynamic redundancy for memory2020
Tunable reference system with sense amplifier offset cancellation for magnetic r2020
Trimming MRAM sense amp with offset cancellation2020