Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pipelined processor with two tier prefetch buffer structure and method with bypass

Pipelined processor with two tier prefetch buffer structure and method with bypass

US Patent 5680564 · Granted Oct 21, 1997

Estimated economic value: $32,049,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automatic communication network control2025
Intelligent adaptive transport layer to enhance performance using multiple chann2020
Communication between nodes in spontaneous area networks2019
Systems and methods for creating, managing and communicating users and applicati2017
Method of tracking arrival order of packets into plural queues2016
Systems and methods for creating, managing and communicating users and applicati2015
Systems and methods for creating, managing and communicating users and applicati2013
Interrupt and exception handling for multi-streaming digital processors2013
Context sharing between a streaming processing unit (SPU) and a packet managemen2011
Interrupt and exception handling for multi-streaming digital processors2011
Interrupt and exception handling for multi-streaming digital processors2011
Method and apparatus for overflowing data packets to a software-controlled memor2011