Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for built-in self-test with multiple clock circuits

Method and apparatus for built-in self-test with multiple clock circuits

US Patent 5680543 · Granted Oct 21, 1997

Estimated economic value: $35,572,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System and method of testing through-silicon vias of a semiconductor die2014
Method and system for improving the test quality for scan-based BIST using a gen2004
Method for implementing a bist scheme into integrated circuits for testing RTL c2002
Almost full-scan BIST method and system having higher fault coverage and shorter2002
Method and apparatus for partitioning long scan chains in scan based BIST archit2002
Hybrid algorithm for test point selection for scan-based BIST2001
Bist architecture for detecting path-delay faults in a sequential circuit2000