Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Shared dram I/O databus for high speed operation

Shared dram I/O databus for high speed operation

US Patent 5680365 · Granted Oct 21, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses and methods for unit identification in a master/slave memory stack2016
Apparatuses and methods for unit identification in a master/slave memory stack2014
System and method for packaged memory2011
Independent chip select for SRAM and DRAM in a multi-port RAM2000
Three-transistor static storage cell1998
High-speed main amplifier with reduced access and output disable time periods1998
Latched DRAM write bus for quickly clearing DRAM array with minimum power usage1998
CMOS level shifter with feedforward control to prevent latching in a wrong logic1996