Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses and methods for unit identification in a master/slave memory stack

Apparatuses and methods for unit identification in a master/slave memory stack

US Patent 8817547 · Granted Aug 26, 2014

Estimated economic value: $14,612,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Interfaces for coupling a memory module to a circuit board, and associated devic2025
Memory with programmable die refresh stagger2025
Techniques for flexible self-refresh of memory arrays2025
Semiconductor device with modified access and associated methods and systems2025
Memory with partial array refresh2025
Memory with partial array refresh2025
Memory device sideband systems and methods2025
Power regeneration in a memory device2024
Semiconductor device with user defined operations and associated methods and sys2024
Memory with address-selectable data poisoning circuitry, and associated systems,2024
Error correcting code poisoning for memory devices and associated methods and sy2024
Interfaces for coupling a memory module to a circuit board, and associated devic2024