Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › "Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical ""1 or 0""."

"Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical ""1 or 0""."

US Patent 5675774 · Granted Oct 7, 1997

Estimated economic value: $17,376,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip reliability monitor and method2025
Charge pump circuit with internal pre-charge configuration2021
Selection circuit2020
Ultra-low voltage level shifter2020
Voltage boost circuit2020
Charge pump circuit with built-in-retry2020
High speed level translator2020
Latching current sensing amplifier for memory array2020
Memory array including distributed reference cells for current sensing2019
Voltage boost circuit2019
On-chip reliability monitor and method2019
Margin test for multiple-time programmable memory (MTPM) with split wordlines2019