Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory cell for a programmable logic device (PLD) avoiding pumping programming voltage above an NMOS threshold

Memory cell for a programmable logic device (PLD) avoiding pumping programming voltage above an NMOS threshold

US Patent 5666309 · Granted Sep 9, 1997

Estimated economic value: $8,249,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Underlying transistor circuit of semiconductor memory and preparation method for2025
High-density three-dimensional multilayer memory and fabrication method2025
Method for manufacturing fully self-aligned high-density 3D multi-layer memory2025
Hierarchical and functional assessment framework for GraphQL requests2025
Phase-correction of radiofrequency-multiplexed signals2025
Cell sorting using a high throughput fluorescence flow cytometer2025
Adaptive sorting for particle analyzers2025
Computer2024
Computer2024
Data lineage tracking service2024
Phase-correction of radiofrequency-multiplexed signals2024
Cell sorting using a high throughput fluorescence flow cytometer2024