Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers

Method for setting and adjusting process parameters to maintain acceptable critical dimensions across each die of mass-produced semiconductor wafers

US Patent 5655110 · Granted Aug 5, 1997

Estimated economic value: $8,420,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Negative capacitance matching in gate electrode structures2019
Negative capacitance matching in gate electrode structures2018
Dispatch engine for optimizing demand-response thermostat events2018
Fin-FET resonant body transistor2018
Methods to utilize piezoelectric materials as gate dielectric in high frequency 2018
Fin-FET resonant body transistor2018
III-V NFETs including channel barrier layers to reduce band-to-band leakage curr2017
Methods to utilize piezoelectric materials as gate dielectric in high frequency 2017
MEMs-based resonant FinFET2017
FinFET device with a graphene gate electrode and methods of forming same2014
Methods and systems for memory devices with asymmetric switching characteristics2014
Crossbar array memory elements and related read methods2013