Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic CMOS circuits with noise immunity

Dynamic CMOS circuits with noise immunity

US Patent 5650733 · Granted Jul 22, 1997

Estimated economic value: $26,919,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fluid treatment assemblies2017
DRAM-based separate I/O memory solution for communication applications2005
Method and apparatus for generating impedance matched output signals for an inte2004
Cycle independent data to echo clock tracking circuit2000
Efficient semiconductor burn-in circuit and method of operation2000
Folded dummy world line1998
Using one memory to supply addresses to an associated memory during testing1998
Method and structure for accessing semi-associative cache memory using multiple 1998
Method and apparatus for parallel addressing of CAMs and RAMs1998
Method and apparatus for testing redundant word and bit lines in a memory array1997
Address buffer for synchronous system1997
Using one memory to supply addresses to an associated memory during testing1996