Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for wafer level prediction of thin oxide reliability using differentially sized gate-like antennae

Method and apparatus for wafer level prediction of thin oxide reliability using differentially sized gate-like antennae

US Patent 5638006 · Granted Jun 10, 1997

Estimated economic value: $3,222,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge trapping split gate embedded flash memory and associated methods2018
Line-edge roughness improvement for small pitches2016
Line-edge roughness improvement for small pitches2014
Wafer-level chip scale package2014
Wafer-level chip scale package2012
Self-aligned patterning method by using non-conformal film and etch for flash me2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2011
Use of a polymer spacer and Si trench in a bitline junction of a flash memory ce2010
Self-aligned patterning method by using non-conformal film and etch back for fla2010
Thin film germanium diode with low reverse breakdown2008
Methods for designing grating structures for use in situ scatterometry to detect2008
Quantifying and predicting the impact of line edge roughness on device reliabili2008