Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level chip scale package

Wafer-level chip scale package

US Patent 8710664 · Granted Apr 29, 2014

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing delamination in sensor package2023
Lead assembly for a flip-chip power switch2015
Conductive routings in integrated circuits using under bump metallization2015
Semiconductor package with under bump metallization routing2014
Conductive routings in integrated circuits using under bump metallization2014
Semiconductor package with under bump metallization routing2013
Integrated electrical circuit and test to determine the integrity of a silicon d2012
Conductive routings in integrated circuits using under bump metallization2012
Wafer-level chip scale package2012
Wafer-level chip scale package2012
Wafer-level chip scale package2012
Lead assembly for a flip-chip power switch2011