Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase procedure

Erase procedure

US Patent 5636162 · Granted Jun 3, 1997

Estimated economic value: $10,750,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of increasing a timing margin for relaying data to a memory array2015
Memory apparatus and signal delay circuit for generating delayed column select s2014
Synchronous signal generating circuit2013
Method of increasing a timing margin for writing data to a memory array2012
Apparatus and method for controlling delay stage of off-chip driver2012
Low power synchronous memory command address scheme2011
External compensation for input current source2011
Method to reduce variation in CMOS delay2010
System and method for reading memory2010
OCD driver slew rate control2010
Methods and systems for accessing memory2009
Active float for the dummy bit lines in FeRAM2008