Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method to reduce variation in CMOS delay

Method to reduce variation in CMOS delay

US Patent 7834683 · Granted Nov 16, 2010

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for in-application dynamic content loading2025
Systems and methods for in-application dynamic content loading2024
Systems and methods for in-application dynamic content loading2022
Method of increasing a timing margin for relaying data to a memory array2015
Memory apparatus and signal delay circuit for generating delayed column select s2014
Synchronous signal generating circuit2013
Method of increasing a timing margin for writing data to a memory array2012
Apparatus and method for controlling delay stage of off-chip driver2012
Low power synchronous memory command address scheme2011
External compensation for input current source2011
OCD driver slew rate control2010
Temperature and supply-voltage sensing circuit1997