Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel approach to chip wiring

Parallel approach to chip wiring

US Patent 5631842 · Granted May 20, 1997

Estimated economic value: $18,121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-drilling, anti-burr, threaded fastener2024
Implementing automated identification of optimal sense point and sector location2019
Evaluating on-chip voltage regulation2017
Evaluating on-chip voltage regulation2017
Electrostatic discharge failure avoidance through interaction between floorplann2009
Method and apparatus for performing power routing on a voltage island within an 2007
Method and apparatus for performing power routing on a voltage island within an 2005
Method of automated design and checking for ESD robustness2004
Method of analyzing integrated circuit power distribution in chips containing vo2003
Concurrent interactive wire editing1994