Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for eliminating window mask process in the fabrication of a semiconductor wafer when chemical-mechanical polish planarization is used

Method for eliminating window mask process in the fabrication of a semiconductor wafer when chemical-mechanical polish planarization is used

US Patent 5627110 · Granted May 6, 1997

Estimated economic value: $12,071,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Case2025
Method for fabricating an SOI device2008
Emulation of long delay chain by ring oscillator with floating body-tied body de2007
Minimizing transistor size in integrated circuits2006
Discontinuous nitride structure for non-volatile transistors2004
Device and method for testing performance of silicon structures2003
Reduced masking step CMOS transistor formation using removable amorphous silicon2002
Method of forming four transistor SRAM cell having a resistor2001
Two step mask process to eliminate gate end cap shortening2001
Minimizing transistor size in integrated circuits2001
Aluminum disposable spacer to reduce mask count in CMOS transistor formation2001
Nitride disposable spacer to reduce mask count in CMOS transistor formation2001