Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor with unified store queue permitting hit under miss memory accesses

Data processor with unified store queue permitting hit under miss memory accesses

US Patent 5621896 · Granted Apr 15, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient storage of memory version data2014
Instructions to set and read memory version information2014
Method and apparatus for using unused bits in a memory pointer2014
Cache rollback acceleration via a bank based versioning cache ciruit2013
Data cache rollbacks for failed speculative traces with memory operations2013
Method for control of overlap times in switching power converters2012
Trace based deallocation of entries in a versioning cache circuit2011
Memory ordering queue/versioning cache circuit2011
Checking for a memory ordering violation after a speculative cache write2011
Rolling back a speculative update of a non-modifiable cache line2011
Trace based rollback of a speculatively updated cache2011
Memory ordering queue tightly coupled with a versioning cache circuit2010