Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for cascading multiple programmable interrupt controllers utilizing separate bus for broadcasting interrupt request data packet in a multi-processor system

System and method for cascading multiple programmable interrupt controllers utilizing separate bus for broadcasting interrupt request data packet in a multi-processor system

US Patent 5619705 · Granted Apr 8, 1997

Estimated economic value: $59,679,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cloud-based multi-camera quality assurance lifecycle architecture2024
Real-time mask quality predictor2023
Cloud-based multi-camera quality assurance architecture2023
Real-time mask quality predictor2021
Fault-tolerant boot strap mechanism for a multiprocessor system1998
Fault-tolerant boot strap mechanism for a multiprocessor system1998
Selection from a plurality of bus operating speeds for a processor bus interface1997
Apparatus for generating a pulse clock signal for a multiple-stage synchronizer1997
Apparatus for generating a pulse clock signal for a multiple-stage synchronizer1997
Method and apparatus for performing operations based upon the addresses of micro1997
Method and apparatus for controlling an external cache memory wherein the cache 1996