Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Selection from a plurality of bus operating speeds for a processor bus interface during processor reset

US Patent 5687371 · Granted Nov 11, 1997

Estimated economic value: $176,544,000

Assignee

Inventors

View full patent text on Google Patents →