Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of compressing data for use in performing VLSI mask layout verification

Method of compressing data for use in performing VLSI mask layout verification

US Patent 5613102 · Granted Mar 18, 1997

Estimated economic value: $27,503,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method to adaptively calculate resistor mesh in IC designs2015
Method to adaptively calculate resistor mesh in IC designs2015
Extracting capacitance and resistance from FinFET devices2014
Extracting capacitance and resistance from FinFET devices2014
Methods and mechanisms for inserting metal fill data2011
Methods and mechanisms for inserting metal fill data2010
Methods and mechanisms for implementing virtual metal fill2008
Method of integrated circuit manufacturing including cell assembly1993