Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for compacting integrataed circuits with transistor sizing

Method and apparatus for compacting integrataed circuits with transistor sizing

US Patent 5612893 · Granted Mar 18, 1997

Estimated economic value: $6,819,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Display component, display screen, and electronic device2024
Measurement technique for thin-film characterization2019
Decorative surface finish and method of forming same2014
Multiple SQUID magnetometer2011
Process for preparing chrome surface for coating2009
Platable coating and plating process2008
Method and apparatus for compacting integrated circuits with wire length minimiz1997
Method and apparatus for compacting integrated circuits with standard cell archi1997
Automatic DCS routing for multilayer packages to minimize coupled noise1996
Method and apparatus for generating a linked data structure for integrated circu1996
System and method for compacting integrated circuit layouts1995