Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for generating a linked data structure for integrated circuit layout

Method and apparatus for generating a linked data structure for integrated circuit layout

US Patent 5515293 · Granted May 7, 1996

Estimated economic value: $6,215,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for compacting integrated circuits with wire length minimiz1997
Method and apparatus for compacting integrated circuits with standard cell archi1997
Method and apparatus for compacting integrataed circuits with transistor sizing1997
System and method for compacting integrated circuit layouts1995