Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for the manufacture of an integrated voltage limiter and stabilizer in flash EEPROM memory devices

Process for the manufacture of an integrated voltage limiter and stabilizer in flash EEPROM memory devices

US Patent 5600590 · Granted Feb 4, 1997

Estimated economic value: $19,796,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrating diverse transistors on the same wafer2013
Process for manufacturing a memory device integrated on a semiconductor substrat2011
Sealing method for electronic devices formed on a common semiconductor substrate2008
Manufacturing method for non-active electrically structures in order to optimize2008
Analysis of the quality of contacts and vias in multi-metal fabrication processe2007
Sealing method for electronic devices formed on a common semiconductor substrate2006
Manufacturing method for non-active electrically structures in order to optimize2006
Electrically erasable and programmable non-volatile memory cell2005
Electrically erasable and programmable non-volatile memory cell2005
Matrix of memory cells fabricated by means of a self-aligned source process, com2004
Process for integrating in a same chip a non-volatile memory and a high-performa2004
Method of forming low-resistivity connections in non-volatile memories2004