Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single clock bus transfers during burst and non-burst cycles

Single clock bus transfers during burst and non-burst cycles

US Patent 5596731 · Granted Jan 21, 1997

Estimated economic value: $2,958,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rule-based virtual address translation for accessing data2016
Pipelined computer system with power management control2011
Power management method for a pipelined computer system2011
Instruction-initiated method for suspending operation of a pipelined data proces2009
Generating test input for a circuit2008
Instruction-initiated power management method for a pipelined data processor2006
Method and system for providing clock signals2006
Signal-initiated method for suspending operation of a pipelined data processor2006
Method and system for synchronizing output from differently timed circuits2006
Signal-initiated power management method for a pipelined data processor2006
Pipelined data processor with instruction-initiated power management control2005
Pipelined data processor with signal-initiated power management control2005