Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a low power self-timed memory control system

Method and apparatus for a low power self-timed memory control system

US Patent 5596539 · Granted Jan 21, 1997

Estimated economic value: $20,509,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Content addressable memory continuous error detection with interleave parity2014
Content addressable memory data clustering block architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Segmented memory having power-saving mode2014
Read-only memory (ROM) bitcell, array, and architecture2013
Low power SRAM based content addressable memory2012
Integrated steering gear, frame member and engine mount base2012
Row redundancy memory repair scheme with shift to eliminate timing penalty2005
Method and system which permits logic signal routing over on-chip memories2000
Apparatus and method for addressing a cache memory in a computer system utilizin1999
High speed single ended bit line sense amplifier1998
Memory having direct strap connection to power supply1998