Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read-only memory (ROM) bitcell, array, and architecture

Read-only memory (ROM) bitcell, array, and architecture

US Patent 8406031 · Granted Mar 26, 2013

Estimated economic value: $5,414,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Read-only memory (ROM) architecture with selective encoding2017
Passive SRAM write assist2017
High bandwidth memory and glitch-less differential XOR2017
Method for sense reference generation for MTJ based memories2017
Read only memory array architecture and methods of operation2016
Read only memory array architecture and methods of operation2016
Multi-time programmable memory2015
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014
Encoded read-only memory (ROM) bitcell, array, and architecture2014