Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Completely complementary MOS memory cell with tunneling through the NMOS and PMOS transistors during program and erase

Completely complementary MOS memory cell with tunneling through the NMOS and PMOS transistors during program and erase

US Patent 5594687 · Granted Jan 14, 1997

Estimated economic value: $18,167,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual power supplied memory cells and deterministic reset thereof for programmabl2025
Hierarchical and functional assessment framework for GraphQL requests2025
Selectively powered embedded memory systems and methods2025
Phase-correction of radiofrequency-multiplexed signals2025
Cell sorting using a high throughput fluorescence flow cytometer2025
Adaptive sorting for particle analyzers2025
Computer2024
Computer2024
Data lineage tracking service2024
Phase-correction of radiofrequency-multiplexed signals2024
Cell sorting using a high throughput fluorescence flow cytometer2024
Multi-modal fluorescence imaging flow cytometry system2024