Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Apparatus for performing wafer-level testing of integrated circuits where test pads lie within integrated circuit die but overly no active circuitry for improved yield

US Patent 5594273 · Granted Jan 14, 1997

Estimated economic value: $14,553,000

Assignee

Inventors

View full patent text on Google Patents →