Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing wafer level testing of integrated circuit dice

Method and apparatus for performing wafer level testing of integrated circuit dice

US Patent 5399505 · Granted Mar 21, 1995

Estimated economic value: $17,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessing system with peripheral power consumption control2018
Digital tone generator2002
Digital tone generator2002
Monolithic RF mixed signal IC with power amplification1999
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997
Apparatus for performing wafer-level testing of integrated circuits where the wa1997