Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure

Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-layer bus structure

US Patent 5654588 · Granted Aug 5, 1997

Estimated economic value: $26,929,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessing system with peripheral power consumption control2018
Digital tone generator2002
Digital tone generator2002
Monolithic RF mixed signal IC with power amplification1999
Apparatus for performing wafer-level testing of integrated circuits where test p1997
Method for manufacturing an insulated gate semiconductor device1996
Method of manufacturing graded channels underneath the gate electrode extensions1996
Apparatus for performing wafer level testing of integrated circuit dice1996
Apparatus for performing wafer level testing of integrated circuit dice1996
Apparatus for performing wafer level testing of integrated circuit dice1996
Apparatus for performing wafer level testing of integrated circuit dice1996
Apparatus for performing wafer level testing of integrated circuit dice1996