Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Superscalar execution unit for sequential instruction pointer updates and segment limit checks

Superscalar execution unit for sequential instruction pointer updates and segment limit checks

US Patent 5590351 · Granted Dec 31, 1996

Estimated economic value: $7,393,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable-length code decoder2014
Apparatus for executing programs for a first computer architecture on a computer2014
Computing system having CPU and bridge operating using CPU frequency2013
Method and apparatus for dynamic allocation of processing resources2013
Vector processor system2013
DVD recorder and PVR instant on architecture2012
Apparatus for executing programs for a first computer architechture on a compute2012
Detecting conditions for transfer of execution from one computer instruction str2012
Variable-length code decoder2011
Altering data storage conventions of a processor when execution flows from first2011
Using on-chip and off-chip look-up tables indexed by instruction address to cont2011
Method and apparatus for dynamic allocation of processing resources2011