Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code

Altering data storage conventions of a processor when execution flows from first architecture code to second architecture code

US Patent 8074055 · Granted Dec 6, 2011

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiple parallel mode flash channels with serial link2024
NUMA-aware garbage collection2023
Service performance enhancement using advance notifications of reduced-capacity 2023
NUMA-aware garbage collection2021
NUMA-aware garbage collection2021
Data storage system with cluster virtual memory on non-cache-coherent cluster in2018
NUMA-aware garbage collection2018
Technologies for native code invocation using binary analysis2018
Extended fractional symmetric multi-processing capabilities to guest operating s2018
Processing columns in a database accelerator while preserving row-based architec2017
Technique for compressing columns of data2015
Processing columns in a database accelerator while preserving row-based architec2015