Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Architecture and circuits for eliminating skews in PLDs

Architecture and circuits for eliminating skews in PLDs

US Patent 5572715 · Granted Nov 5, 1996

Estimated economic value: $6,384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Static timing analysis with simulations on critical path netlists generated by s2003
Method and apparatus for the automated generation of programmable interconnect m2002
Method and apparatus for the automated design of memory devices2001
Circuit and method for instruction controllable slew rate of bit line driver1999
Write enabling circuitry for a semiconductor memory1999
Voltage level interface circuit with set-up and hold control1999
Circuit and method for instruction controllable slewrate of bit line driver1998
Output enable access for an output buffer1997
Pull-down access for an output buffer1996
Circuit for selective power-down of unused circuitry1990