{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths", "item": "https://www.patentleaderboard.com/patent/5550989"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths

Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths

US Patent 5550989 · Granted Aug 27, 1996

Estimated economic value: $10,770,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reference clock switching in phase-locked loop circuits2024
Hot docking drive wedge and port replicator2006
Hot docking drive wedge and port replicator2003
Accelerated graphics port programmable memory access arbiter2000
Device and method for reducing power consumption within an accelerated graphics 2000
Graphics address remapping table entry feature flags for customizing the operati1999
System and method for dynamically allocating accelerated graphics port memory sp1999
Generating an error signal when accessing an invalid memory page1999
Accelerated graphics port read transaction merging1999
Accelerated graphics port multiple entry gart cache allocation system and method1999
Accelerated graphics port memory mapped status and control registers1999
Use of a link bit to fetch entries of a graphic address remapping table1999