Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for fabricating silicide shunt of dual-gate CMOS device

Method for fabricating silicide shunt of dual-gate CMOS device

US Patent 5550079 · Granted Aug 27, 1996

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for fabricating self-aligned contact hole2001
Method of optical correction for improving the pattern shrinkage caused by scatt2001
Method of fabricating self-aligned contact2000
Method of manufacturing MOS components having lightly doped drain structures1999
Method of forming MOSFET devices with heavily doped local channel stops1997
Fet device with double spacer1997
Method of fabricating a buried contact structure with WSi.sub.x sidewall spacers1997
Method of fabricating FET device with double spacer1997
Use of oxide spacers formed by liquid phase deposition1997
Process for fabricating MOS transistors having anti-punchthrough implant regions1996
Method of fabricating a self-aligned contact using a liquid-phase oxide-depositi1996
Method of fabricating an asymmetric lightly doped drain transistor device1996