Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for incrementing memory addresses in a computer system

System and method for incrementing memory addresses in a computer system

US Patent 5546592 · Granted Aug 13, 1996

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boundary-scan input circuit for a reset pin2010
High-definition de-interlacing and frame doubling circuit and method2008
Digital line delay using a single port memory2006
High-definition de-interlacing and frame doubling circuit and method2005
Counting a number of occurrences of a first RTS (ready to send) and a first RTR 2005
Microprocessor-controlled DC to DC converter with fault protection2004
Stereo FM receiver, noise control circuit therefor1995
Intermodule test across system bus utilizing serial test bus1995
JTAG instruction error detection1994
Boundary-scan enable cell with non-critical enable path1994
Computer system configuration via test bus1994
JTAG component description via nonvolatile memory1994