Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Digital line delay using a single port memory

Digital line delay using a single port memory

US Patent 7031206 · Granted Apr 18, 2006

Estimated economic value: $418,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Boundary-scan input circuit for a reset pin2010
Method and system for detecting and performing automatic bank switching for a fi2009
High-definition de-interlacing and frame doubling circuit and method2008
Method and system for VFC memory management2008
Synchronization of chroma and luma using handshaking2006
Method for dynamic contrast improvement2006
High-definition de-interlacing and frame doubling circuit and method2005
Counting a number of occurrences of a first RTS (ready to send) and a first RTR 2005
Microprocessor-controlled DC to DC converter with fault protection2004
Apparatus and method for generating on-screen-display messages using field doubl2002
Phase shift apparatus2002
Apparatus and method for generating on-screen-display messages using line doubli2002